

FIG. 1




FIG. 2




Fig. 3





Fig. 4



SAMPLE AND HOLD TIMING

FIG. 5





FIG. 6



Amplification Timing

FIG. 7

92




FIG. 8




Fig. 9






FIG. 10




AMPLIFICATION \Rightarrow ANALOG - TO - DIGITAL CONVERSION

FIG. 11




F16. 12

1
100



CALIBRATION TIMING

FIG. 13



Digit 14 v. 1

pixel timing




FIG. 15

gain timing




FIG. 16




FIG17




Figure 1. Multiple byte storage inside ADC for column wise multiplexing of the ADC. Arithmetic processing of neighbors also shown.

2 Byte Storage ADC
3/30/98 R. Panicacci